Abstract -The equations for the transfer characteristics, subthreshold swing, and saturation voltage of double-gate (DG) a-IGZO TFTs, when the top-and bottom-gate electrodes are connected together (synchronized), were developed. From these equations, it is found that synchronized DG a-IGZO TFTs can be considered as conventional TFTs with a modified gate capacitance and threshold voltage. The developed models were compared with the top or bottom gate only bias conditions. The validity of the models is discussed by using the extracted TFT parameters for DG coplanar homojunction TFTs. Lastly, the new pixel circuit and layout based on a synchronized DG a-IGZO TFT is introduced.
Introduction
There has been increased interest in adapting amorphousindium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) as a next-generation TFT technology for active-matrix flat-panel displays. 1, 2 The a-IGZO TFTs have a field-effect mobility (µ) ranging from 8 to 20 cm 2 /V-sec, a subthreshold swing (SS) below 200 mV/dec, a threshold voltage (V TH ) of about 0 V, and an off-current below 1 × 10 -12 A. 3 Thus far, much of the research efforts have been focused on improving the a-IGZO material properties as well as the gatedielectric interface. 4, 5 It is important to keep in mind, however, that the electrical performance of TFTs is also influenced by the device structure. A double-gate (DG) a-IGZO TFT structure has both a bottom-gate (BG) and a top-gate (TG) electrode that can be biased differently. [6] [7] [8] It is well known that the electrical performance of DG TFTs is improved in comparison to single bottom-gate TFTs because a larger portion of the channel area is controlled by an additional top-gate electrode. Furthermore, it is found that DG a-IGZO TFT has a higher stability under light illumination. To understand the operation principle of a DG a-IGZO TFT, a mathematical analysis based on device physics is needed. Abe et. al. described the mathematical analysis of a DG a-IGZO TFT for the condition when either TG or BG is biased at a constant value and concluded that the DG TFTs with a constant BG or TG bias have an electrical performance comparable (or even worse in the saturation region) to the conventional single-gate TFT. 9 To take advantage of the DG TFT, both TG and BG should be tied together (synchronized). In this paper, we present an extension of Abe's previous work. We analyzed the DG a-IGZO TFT's characteristics under synchronized bias conditions. In the latter part of this paper, the TFT parameters of the DG a-IGZO coplanar homojunction TFT are extracted and compared with the developed analytical model. In addition, a new pixel circuit based on a synchronized DG a-IGZO TFT is introduced for active-matrix liquid-crystal-display (AMLCD) application. Fig. 1 , the surface charge density, Q S , can be written as the sum of bottom and top surface charge density (Q BS and Q TS , respectively) (1) From the parallel-plate capacitor model, (2) Therefore, the Q S can be written as (3) where C BI is the capacitances per unit area of the bottom insulator. V(y) is the channel voltage at the position y, in the horizontal direction along the channel length from the source to drain. V BTH0 and V BG correspond to the threshold voltages of the single-gate TFT only with the bottom electrode and the bias voltage applied on the bottom-gate electrode, respectively. The subscript T is associated with the top electrode.
The voltage drop dV between y to y + dy is given by Ref. 
Since V G = V BG = V TG , in synchronized DG operation, Eq. (5) is simplified into Eq. (6). 
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These equations are very similar to equations used for description of conventional TFT's electrical properties. 12 Subthreshold Region: The current in the subthreshold region of FETs is described by Eq. (12) 13,14 (12) The effective channel thickness (t eff ) is defined as the distance from the channel/insulator interface. k B and T are the Boltzmann's constant and the absolute temperature, respectively. And, φ is the potential voltage at the channel surface. From the definition of subthreshold slope (SS), (13) Therefore, it is necessary to find the relationship between a surface potential (φ) and gate voltage (V G ) in the subthreshold region.
In Fig. 2 , applying Gauss's laws to the surface 1 (Q) and 2 (R) yields the following equations: (14) (15) where N BSS is bottom surface trap states in the unit of eV -1 -cm -2 and φ B is the potential voltage at the bottom channel/insulator interface. V BOX is the potential difference across the bottom-gate insulator.
where V BFB is the flat-band voltage of the bottom-gate electrode. Again, the subscript T is associated with the top electrode. ε s is the permittivity of a-IGZO semiconductor. From Eqs. (14) and (15), we can derive the equation of a charge balance ΑQ = 0: (16) In synchronized bias condition, V G = V TG = V BG and we assume that same gate material is used for the top-and bottom-gate electrodes (V FB = V TFB = V BFB ). Thus, Eq. (16) is rewritten as (17) As a next step, the difference of electric potential is expressed as the integral of the electric field E(x) = -dφ B (x)/dx, thus (18) By equating, Eq. (17) Then, if C S is larger than the other capacitances,
The a-IGZO TFT used in this work has C S = 295, C TI = 9.5, C BI = 17.7 and C TSS = C BSS ≈ 9 nF/cm 2 . From these values, we can conclude that the above assumption is reasonable. 
Similarly, when I D mainly flows near the top interface, the current is given by 
Comparison with a conventional TFT model
The equations developed in the previous sections are summarized in Table 1 . The equations for a conventional singlegate TFT and the DG a-IGZO TFT with a single gate being biased (i.e., either the TG or BG constant bias is applied) are also tabulated in Table 1 . The equation for DG a-IGZO TFTs with BG bias (V G = V BG , V TG = 0) is adapted from Abe's work, and the equations for TG bias condition (V G = V TG , V BG = 0) can be derived by replacing the subscripts B and T, which stand for bottom and top gate, respectively. Table 1 shows that the DG a-IGZO TFTs with a BG or TG bias have a reduced saturation mobility µ SAT , reduced saturation voltage V D_SAT , and increased SS. The amount of these changes is related to the ratio between C BI and C TI . In contrast, the DG TFTs with synchronized bias (V G = V BG = V TG ) does not suffer from any degradation. Moreover, it is worthy to note that the synchronized DG TFTs can be considered simply as conventional TFTs with a gate capacitance of C DI = C BI + C TI and a threshold voltage of
To confirm the validity of the developed models, we measured the TFT characteristics of the DG coplanar homojunction a-IGZO TFTs. The schematic cross section of the DG a-IGZO TFTs is illustrated in Fig. 3 . The TFTs were fabricated on a Corning 1737 substrate. The Mo layer (100 nm) is sputtered as the gate electrode. An amorphous-silicon oxide (a-SiO x ) layer of 200-nm thickness is deposited by PECVD as a bottom-gate insulator. The a-IGZO semiconductor layer (30 nm) and the a-SiO x first passivation layer (150 nm) were deposited by sputtering. During the deposition process of the second passivation layer of hydrogenated amorphous-silicon nitride (a-SiN x :H), the exposed areas of the a-IGZO layer (not covered with sputtered a-SiO x ) were converted into low-resistance source/drain regions. Lastly, the 50-nm-thick PECVD a-SiO x is deposited for the third passivation layer, followed by the formation of 100-nm-thick Mo source/drain electrodes. More experimental details about the TFT process can be found in Ref. 15 .
The bottom-gate insulator is a 200-nm-thick layer of silicon oxide and the top-gate insulator is a stacked tri-insulator structure of a-SiO x /a-SiN x /a-SiO x , with a thickness for each layer of 150/300/50 nm, respectively. The capacitance of the trilayered structure is calculated using three serially connected capacitors. The values of C BI , C TI , and C S are 17.7, 9.7, and 295 nF/cm 2 . The permittivity of 4ε 0 , 7ε 0 , and 10ε 0 are used for a-SiO x , a-SiN x , and a-IGZO, respectively, where ε 0 is the permittivity of the air. The channel width/length (W/L) is 60 µm/10 µm. A sufficient overlap between topand bottom-gate electrodes is used in the TFT layout to avoid misalignment of the two gates during TFT fabrication. The gate misalignment could degrade the on-current and subthreshold slope due to reduced gate controllability. 16 However, a too larger overlap to avoid the misalignment could increase the parasitic capacitance, which will worsen the TFT dynamic performance.
In the extraction of TFT parameters, SS was defined as SS = (∂logI D /∂V GS ) -1 around a maximum ∂logI D /∂V GS point. 17 Since the constant mobility model is assumed in this work, V TH and µ in the linear region were derived from a linear fitting to the I D -V G curve at V D = 0.1 V, and those in the saturation region were derived from a linear fitting to I D 1/2 -V G at V D = 15 V by using the equations shown in Table 1 . The transfer characteristics (I D -V G ) are measured in Fig. 4 for three different bias conditions and the extracted device parameters from Fig. 4 are summarized in Table 2 . As shown in Table 1 , the mobility in the linear region and the µ SAT with the SG bias should be identical for all three gate-bias conditions while the extracted µ SAT for TG or BG being biased are proportionally decreased by the ratio of C TI /C DI or C BI /C DI . From the µ SAT models and the capacitance in Table 1 , (28) From Table 2 , we confirmed that the measured µ SAT for TG or BG bias is decreased from µ in the linear region and that the amounts of the decrease are consistent with Eq. (28). In contrast, in the case of SG bias, the mobility in the saturation region is comparable to the values in the linear region. Therefore, the observed mobility degradations for TG and BG bias are mainly due to the applied constant bias on one gate electrode and their difference disappears when both top-and bottom-gate electrodes are connected together. Furthermore, from the SS value in Table 2 , we can calculate the interface trap densities (N SS ), which are supposed not be different for all three bias conditions discussed in this paper. It is assumed that the BG and TG interface trap capacitances are the same (C BSS = C TSS ) for convenience; N SS = N TSS = N BSS . The calculated N SS is similar for three bias conditions (not supposed to be different), which supports the validity of our analytic models. The previously reported µ and N SS for conventional single gate coplanar homojunction a-IGZO TFTs (12.4 cm 2 /V-sec and 7.3 × 10 10 eV -1 -cm -2 , respectively) 15 were also comparable with our results. The device structure and fabrication details of the single-gate coplanar homojunction a-IGZO TFTs are identical to the TFTs analyzed in this paper.
Lastly, to verify V D_SAT models, the I D -V D characteristics are measured and shown in Fig. 5 . If we assume that the threshold voltages for different gate bias conditions are similar, V D_SAT is mainly related to C TI or C BI . Therefore, it is clear that the TFT saturation will take place earlier in the following sequence: the TG, BG, and SG, respectively, in agreement with Fig. 5 . Hence, the proposed analytic models are in agreement with the measurement results.
4
Application to AMLCDs Table 1 implies that DG a-IGZO TFTs with the synchronized bias condition can produce larger current and steeper subthreshold swing without increasing the channel width/length ratio (W/L) and/or the quality of the a-IGZO film. In other words, the same amount of drain current and sharp ON-OFF switching can be achieved with even smaller W/L TFTs. This observation can be advantageous in a pixel circuit designs for future AMLCDs. The future technology trends of AMLCDs are higher resolution (i.e., ultrahigh definition; 7680 × 4320 pixels), higher pixel density (over 300 ppi), and refresh rate (240 Hz or higher). To follow these trends, smaller and faster TFTs are required. 18 In this regard, the a-IGZO TFTs are considered as a leading approach for achieving high pixel density on large panel size because of its high mobility. 19 In addition, we believe that synchronized DG a-IGZO TFTs are more suitable than regular a-IGZO TFTs in terms of larger current in the same W/L and a steeper subthreshold swing. Figure 6 shows an example of the proposed pixel circuit with a synchronized DG TFT for AMLCD. In this pixel, the switching transistor (T SW ) is in the shape of an inverted staggered structure with an additional gate electrode, the top gate (TG). Moreover, TG and BG are fully overlapped and tied together (synchronized) through the sync via. By introducing an additional gate electrode, the parasitic capacitance between the two gates and the source/drain overlap could be increased. However, DG TFTs can have a smaller W for the same amount of drain current. Therefore, a decrease in device W can possibly cancel out a possible increase in device capacitance.
Summary
The simple analytic models of DG a-IGZO TFTs with synchronized bias conditions are developed and compared with TG or BG only bias devices. From this work, we can conclude that the DG TFTs under the bias condition of V G = V BG = V TG can simply be considered as conventional TFTs with a gate capacitance of C DI = C BI + C TI and a threshold voltage of V DTH = (C BI V BTH0 + C TI V TTH0 )/C DI . Furthermore, it is shown that the DG TFTs with TG or BG bias suffer from mobility and SS degradations. Therefore, two gate electrodes need to be tied together in order to avoid such degradations. The developed models are compared with the measurement results of the DG coplanar homojunction a-IGZO TFTs. The congruence between the models and measurements suggest that the developed models can successfully explain the electrical behaviors of the DG a-IGZO TFTs. We believe that DG TFTs are a better choice than single-gate TFTs for future AMLCDs and suggest a new pixel circuit based on synchronized DG a-IGZO TFTs.
